




FIG. 1





30 J






FIG 5

MC4	мсз	MC2	MC1	аЗ	a2	a1	a0	a3	a2	a1	<u>a0</u>	Configuration
1	1	1 1		A19	A18	A17	A16	A19	A18	A17	A16	1 bit wide
1	1	1 0)	Н	A18	A17	A16	Н	A18	Ā17	Ā16	2 bit wide
1	1	0 0	1	Н	Н	A17	A16	Н	Н	A17	Ā16	4 bit wide
1	0	0 0	١	Н	Н	Н	A16	Н	Н	Н	Ā16	8 bit wide
0	0	0 0	· }	Н	Ή	Н	Н	Н	Н	Н	Н	16 bit wide

FIG. 6

МЗ	M2	M1	MC4	МСЗ	MC2	MC1	_
0	0	0	0	0	0	0	
0	0	11	1	0	0	0	
0	1	0	1	1	0	0	
0	1	1	1	1	1	0	ĺ
1	0	0	1	1	1	1 .	
<u> </u>		· ·					- 1

FIG 7




FIG8

Configuration RAM contents	Resulting Configuration
0 0 0 0	16 bit wide
1 0 0 0	8 bit wide
1 1 0 0	4 bit wide
1 1 1 0	2 bit wide
1 1 1 1 S3 S2 S1 S0	1 bit wide

FIG. 9

M	A19	A18	A17	A16	MC4	MC	3 M	C2 MC1	Configuration
0	X	X	x	X	1	1	1	1	1 bit wide
1	0	X	X	X	1	1	1	0	2 bit wide
1	1	0	X	X	1	1	0	0	4 bit wide
1	1	1	0	X	1	0	0	0	8 bit wide
1	1	1	1	X	0	0	0	0	16 bit wide

FIG. 10